clock skew

Noun

 * 1)  A phenomenon in synchronous digital circuit systems in which the same sourced clock signal arrives at different components at different times due to gate or wire signal propagation delay.