ladder logic

Noun

 * 1)  A technique for describing and drawing electrical logic schematics